Austrochip

Austrochip 2021

29th Austrian Workshop on Microelectronics
October 14, 2021 - Linz, Austria

Johannes Kepler University
IIC - Institute for Integrated Circuits

Program


08:00 - 09:00 Breakfast and Registration
   
09:00 - 09:15 Conference Opening
   
09:15 - 10:00 Keynote Address
  • Microelectronics – Quo Vadis?
    Gerhard Kahmen
    IHP (Leibniz Institute for High Performance Microelectronics) & BTU (Brandenburg University of Technology)


10:00 - 10:15 Break, Exhibition
   
10:15 - 11:30 Paper Session I
Session Chair: Manfred Ley
Carinthia University of Applied Sciences

  • Static Digital Pre-Distortion Method for High-Speed Current-Steering Digital-to-Analog Converters
    Patrick Valet, David Schwingshackl, Ulrich Gaier and Andrea Tonello
    Connected Home Division, MaxLinear Austria GmbH


  • Considerations on High-Performance Frequency Synthesizers and High-Q Oscillators
    Ehrentraud Hager and Harald Pretl
    Christian Doppler Laboratory for Digitally Assisted RF Transceivers for Future Mobile Communications, Johannes Kepler University Linz


  • A 18-33 GHz Variable Gain Down-Conversion Mixer in 0.13m SiGe:C BiCMOS technology
    Syed Sharfuddin Ahmed and Hermann Schumacher
    Institute of Electron Devices and Circuits, Ulm University


  • Noise Behaviour of EMI Improved Folded Cascode Amplifier Input Stages Including Layout Parasitics
    Nikolaus Czepl and Dominik Zupan
    Institute of Electronics (IFE), Graz University of Technology


  • Input/Output-Interlocking for Fault Mitigation in QDI Pipelines
    Zaheer Tabassam, Patrick Behal, Robert Najvirt and Andreas Steininger
    Institute for Computer Engineering, TU Wien


   
11:30 - 13:00 Lunch Break, Exhibition
   
13:00 - 14:00 Paper Session II:
Session Chair: Peter Söser
Institute of Electronics (IFE), Graz University of Technology

  • Design of a Stacked C-DAC Output Stage with Feed-Forward Assisted Cascode Charging in 16 nm FinFET Technology
    Alessandra Cangianiello, Michael Kalcher, Daniel Gruber and Martin Clara
    Intel Austria GmbH

  • Analysis of TX-harmonics suppression in RF-DAC-based transmitters
    Damir Hamidovic, Peter Preyler, Christoph Preissl, Mario Huemer and Andreas Springer
    Christian Doppler Laboratory for Digitally Assisted RF Transceivers for Future Mobile Communications, Johannes Kepler University Linz

  • A case study of BAG2 automized layout generation methodologies for a two-stage OTA in 28nm TSMC technology
    Fatemeh Abbassi, Mirjana Videnovic-Misic, Mudasir Bashir, Feifei Zhang, Timm Ostermann and Gernot Hueber
    Millimiter Wave Technologies (mmW), RF Systems, Silicon Austria Labs GmbH
   
14:00 - 14:15 Break, Exhibition
   
14:15 - 14:45 Paper Session III:
Session Chair: Andreas Steininger
Institute of Computer Engineering, Vienna University of Technology

  • Exploiting Parasitics to Design a Flip-chip Integrated Transformer Based Matching Network
    Pankaj Venuturupalli, Sina Mortezazadeh Mahani, Sondón Martin Santiago and Johannes Sturm
    Silicon Austria Labs GmbH

  • Prototyping for a DDS-based I/Q reference signal generation on a capacitive sensing chip in 65nm CMOS using SystemC AMS, C HLS and VHDL
    Matthew Bio, Harald Gietler, Josip Plazonic, Manfred Ley, Hubert Zangl and Wolfgang Scherr
    Department of Integrated Systems and Circuit Design, Carinthia University of Applied Sciences
   
14:45 - 15:00 Break, Exhibition
   
15:00 - 16:30 Tutorial Session
   
16:30 - 17:00 Conference Closing and Outlook Austrochip 2022