

## 3<sup>rd</sup> Call for Papers

Austrochip is an annual workshop on microelectronics and integrated circuits in Austria and neighboring countries. The 29<sup>th</sup> edition will be organized by the Institute for Integrated Circuits of Johannes Kepler University in Linz.

Topics of the workshop include but are not limited to:

- Analog, mixed-signal, and RF integrated circuits
- Digital circuits, filters, DSPs, asynchronous designs
- FPGA design and reconfigurable hardware
- Design methodology, system-level design, giga scale circuits, network-on-chip
- Embedded systems and IoT, energy-efficient machine learning, low-power designs, RF systems, security aspects
- Verification and testing, signal integrity, device modeling, timing analysis, reliability simulation, EMC, ESD
- Emerging technologies, quantum computing, nano CMOS process, sub-threshold circuits, sensors, organic and biomedical electronics
- Case studies and prototyping

Submissions from academia as well as industry are encouraged. Especially, PhD students are invited to present their work related to topics of Austrochip, but also excellent MSc theses will be considered. Submissions will be double-blind reviewed. Accepted papers will be made available electronically at the conference and published in IEEE Xplore (indexed by well-known major indexing services).

### Instructions for Authors:

Papers should not exceed 4 pages IEEE format (including bibliography and appendix). Instructions and additional details can be found [here](#).

### Conference Venue:

Austrochip 2021 is held in Linz on October 14<sup>th</sup>, 2021 at the Johannes Kepler University. We are currently planning a face-to-face event at the JKU campus, but due to the COVID-19 restrictions, an alternative purely online mode or a hybrid variant is also being considered.

### Contact/Organization:

Harald Pretl, Timm Ostermann, Institute for Integrated Circuits, JKU

Email: [austrochip@jku.at](mailto:austrochip@jku.at)

Web: <https://iic.jku.at/austrochip/>

### Conference Venue



### Important Dates

**Submission Deadline**  
**extended:** August 1<sup>st</sup>, 2021

**Acceptance Notification**  
September 9<sup>th</sup>, 2021

**Workshop**  
October 14<sup>th</sup>, 2021

### Organizer



[IIC – Institute for Integrated Circuits](#)

### Technical co-sponsors



## Technical Program Committee:

Mario	Auer (TU Graz)
Thomas	Brandter (Infineon)
Bernd	Deutschmann (TU Graz)
Dieter	Draxelmayer (Infineon)
Daniel	Gruber (Intel)
Gernot	Hueber (SAL)
Mario	Huemer (JKU Linz)
Michael	Hutter (Rambus Cryptography)
Nikolaus	Kerö (Oregano Systems)
Oliver	Lang (JKU Linz)
Manfred	Ley (FH Technikum Kärnten)
Michael	Lunglmayr (JKU Linz)
Christian	Netzberger (FH Joanneum)
Timm	Ostermann (JKU Linz)
Eugen	Pfann (JKU Linz)
Harald	Pretl (JKU Linz)
Andreas	Rauchenecker (Infineon)
Peter	Rössler (FH Technikum Wien)
Gregor	Schatzberger (ams AG)
Stefan	Schmickl (Infineon)
Kerstin	Schneider-Hornstein (TU Wien)
Peter	Söser (TU Graz)
Andreas	Springer (JKU Linz)
Andreas	Steininger (TU Wien)
Johannes	Sturm (FH Kaernten)
Thomas	Ussmueller (Uni Innsbruck)
Gunter	Winkler (TU Graz)
Johannes	Wolkerstorfer (xFace Graz)
Mirjana	Videnovic-Misic (SAL)