

Call for Papers

Austrochip is an annual workshop on microelectronics and integrated circuits in Austria and neighboring countries. The 26th edition will be organized by the Institute of Electronics at Graz University of Technology.

Topics of the workshop include but are not limited to:

- Analog, mixed-signal, and RF integrated circuits
- Digital circuits, filters, DSPs, asynchronous designs
- FPGA design and reconfigurable hardware
- Design methodology, system-level design, gigascale circuits, network-on-chip
- Embedded systems, low-power designs, RF systems, security aspects
- Verification and testing, signal integrity, device modelling, timing analysis, reliability simulation, EMC, ESD
- Emerging technologies, nano CMOS process, sub-threshold circuits, sensors, organic and biomedical electronics
- Case studies and prototyping

Submissions from academia as well as industry are welcome. Especially, PhD-Students are invited to present their research work related to topics of Austrochip, but also excellent MSc-Theses will be considered.

Submissions will be double-blind-reviewed. Accepted papers will be made available electronically at the conference (USB-stick) and we plan to publish all papers written in English through IEEE Xplore (with indexing by well-known major indexing services).

Instructions for Authors:

Papers should not exceed 6 pages IEEE format (including bibliography and appendix). Instructions and additional details can be found at <https://lamp3.tugraz.at/~ife/events/austrochip2018/submission>

Conference Venue:

Austrochip 2018 is held in Graz on September 27th, 2018 at the Graz University of Technology. Registered participants will be provided with proceedings USB stick, lunch and coffee breaks.

Contact/Organization:

Peter Söser, Graz University of Technology – Institute of Electronics
Email: chip.ife@tugraz.at
Web: <https://lamp3.tugraz.at/~ife/events/austrochip2018>

Conference Venue



© Lunghammer – TU Graz

[Graz University of Technology](http://www.tugraz.at)

Important Dates

Submission Deadline

July 3rd, 2018

Acceptance Notification

August 17th, 2018

Workshop

September 27th, 2018

Organizer



[IFE – Institute of Electronics](http://www.ife.tugraz.at)

Technical co-sponsors



Technical Program Committee:

Mario Auer	Graz University of Technology (IFE)
Thomas Bauernfeind	Intel Mobile Communications Austria
Alexander Bergmann	Graz University of Technology (IES)
Bernd Deutschmann	Graz University of Technology (IFE)
Dieter Draxelmayr	Infineon Technologies Austria
Richard Hagelauer	Johannes Kepler University of Linz (IIC)
Gerald Hilber	Johannes Kepler University of Linz (IIC)
Rainer Holzhaider	ams AG
Martin Horauer	University of Applied Sciences Technikum Vienna (ES)
Mario Huemer	Johannes Kepler University of Linz (ISP)
Michael Hutter	Graz University of Technology (IAIK); Rambus USA
Nikolaus Kerö	Oregano Systems
Hans-Peter Kreuter	Infineon Technologies Austria
Jakob Lechner	RUAG SPACE GmbH
Manfred Ley	Carinthia University of Applied Sciences, Villach (ISCD)
Saska Lindfors	Dialog Semiconductor
Stefan Mangard	Graz University of Technology (IAIK)
Christian Netzberger	FH Joanneum, University of Applied Sciences, Kapfenberg
Burkhard Neurauter	eesy-ic
Timm Ostermann	Johannes Kepler University of Linz (IIC)
Karl-Christian Posch	Graz University of Technology (IAIK)
Harald Pretl	Johannes Kepler University of Linz (IIC)
Peter Rössler	University of Applied Sciences Technikum Vienna (ES)
Peter Söser	Graz University of Technology (IFE)
Andreas Steininger	Vienna University of Technology (ECS)
Johannes Sturm	Carinthia University of Applied Sciences, Villach (ISCD)
Robert Wille	Johannes Kepler University of Linz (IIC)
Gunter Winkler	Graz University of Technology (IFE)
Johannes Wolkerstorfer	xFace, Graz
Horst Zimmermann	Vienna University of Technology (EMCE)